I. INTRODUCTION
The aim of classification is to assign an unknown object to a class containing similar objects. Classifier circuits can find applications in various fields of applied science such as automatic target recognition, real-time object recognition, pattern recognition, artificial intelligence, neural networks and statistics [1] [2] [3] [4] [5] .
In this paper a one-dimensional classifier, called core circuit, shown in Fig. 1a with transfer characteristic as in Fig. 1b is used to realize an n-dimensional classifier as shown in Fig. 2 with an architecture resembling that of a 1-layer neural network. The current I in is the 1-dimensional data for each core circuit and I out is the output of the classifier; it should be observed that by grouping core circuits and adding the outputs in each group a multi-output classifier can be obtained as well. The transfer characteristic of the block in Fig. 1b is similar to a Trapezoidal Activation Function (TAF) [6] which is used in PWL approximation, high-speed folding analog-to-digital converters, fuzzy controllers, etc. The stability properties of neural networks with TAF have been investigated in [7] and a switched capacitor CMOS implementation of a cell with TAF has been proposed in [8] . Neurons with double threshold activation function have been investigated in literature and used to classify data separable by two parallel hyperplanes [9] . The primary aim of this paper is to develop a classifier circuit with n inputs and externally tunable decision regions and different amplitude in each region. In order to achieve this, an analog CMOS current-mode realization of a onedimensional "classifier" circuit (core neuron) is realized. One-dimensional classifier can be used as a quantizer which in turn can be used for analog digital conversion. The classifier circuit has been simulated: i) with one input to illustrate the effects of quantization and ii) with two inputs to show the result of two-dimensional multilevel classification. As mentioned before the core neuron of the proposed circuit has a dc transfer characteristic as depicted in Fig. 1 .b. The horizontal position, the width and the height of the transfer characteristic can be adjusted independently by means of external currents I 1 , I 2 and I H1 and I H2 . Using several core circuits as shown in Fig. 2 , a multidimensional, multi-level-output (each level corresponding to the coding of a data class) classifier is obtained. 
II. CMOS REALIZATION OF THE CORE CIRCUIT
The input-output transfer characteristic shown in Fig. 1 .b can be expressed as:
The currents I H1 and I H2 as shown in Fig The location of the nonzero portion of the output is fixed with the currents I 1 and I 2 . This shift of the intercept points by adjusting the starting and ending boundary points of the specified decision region makes the device custom tunable. The currents I H1 and I H2 determine the peak values of the function. The current output stage of the circuit is obtained by connecting two complementary source-coupled pairs [10] . It should be noted that in the next section the current
is used as the output current I out , the current I H2 is chosen as 0 and the current I H1 denoted by I H is used to change the height of the transfer characteristic.
III. SIMULATION OF THE MULTILEVEL CLASSIFIER CIRCUIT To classify different types of data the proposed core circuits' outputs can be connected "in parallel" as shown in Fig. 2 . In order to achieve the 1-D input-output characteristic shown in Fig. 6 the following constraints must be satisfied: Also the block diagram for realizing a 2-D multilevel classifier with two different input currents (I in1 , I in2 ) is shown in Fig. 7 .
The proposed core circuit is simulated using SPICE with 0.35µm TSMC MOSIS CMOS technology parameters. The voltage supply used in the proposed circuit is ± 1.25 V, the current I BIAS is chosen as 0.1µA. The dimensions of the transistors are given in Table I. The control currents and the power dissipation for the 2-D multilevel classifier block diagram of Fig. 7 are shown in Table II . The current I in1 is applied to core circuit-1 and core circuit-2, and the current I in2 is applied to core circuit-3 and core circuit-4. To construct a quantizer circuit with eight quanta, eight core circuits need to be connected in parallel with the same input currents (I in ) and eight different sets of control currents. The selected classification parameters I 1 , I 2 and the resolution parameter I H for each core circuit are given in Table III. To simulate the circuit as a quantizer a single triangular input waveform is applied to the input of the circuit and the input-output characteristic versus time is shown in Fig. 9 . It should be observed that quanta width and peak value can be tuned at will thus providing further design flexibility. IV. CONCLUSION In this paper, a current mode CMOS-only core circuit has been introduced and using this core circuit, a very flexible neural network like architecture has been designed and its abilities demonstrated. This circuit possessing a transfer characteristic with independently tunable heights, width and horizontal position, the proposed architecture can be used for a variety of purposes such as classification, quantization etc. Another advantage of the proposed circuit is its ability to operate at low supply voltages. Because of the parallel processing characteristic of the circuit, it is well-suited for real-world applications. 
